Algorithms for ATPG under Leakage Constraints
نویسنده
چکیده
Measuring the steady state leakage current (IDDQ) is a very successful testing paradigm detecting faults not discovered when considering standard fault models. Due to increasing vector dependencies and process variations IDDQ testing becomes more difficult. We propose ATPG algorithms to control test vector dependencies even before performing the IDDQ test. Experimental results show that leakage constraints can effectively be handled during test pattern generation without decreasing fault coverage.
منابع مشابه
Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints
Automatic Test Pattern Generation (ATPG) based on Boolean Satisfiability (SAT) is a robust alternative to classical structural ATPG. Due to the powerful reasoning engines of modern SAT solvers, SAT-based algorithms typically provide a high test coverage because of the ability to reliably classify hardto-detect faults. However, a weak point of SAT-based ATPG is the test compaction ability. In th...
متن کاملA Two-Stage SAT-based ATPG Approach with Reduced Switching Activity
Due to the rising performance and decreasing feature sizes of today’s designs, the likelihood of delay defects increases. Therefore, transition fault testing is widely used to ensure that the delivered chips are free of fabrication defects. Due to the use of scan testing, the switching activity in the Circuit Under Test (CUT) is typically several times higher than during normal functional opera...
متن کاملRace: A Word-Level ATPG-Based Constraints Solver System For Smart Random Simulation
Functional verification of complex designs largely relies on the use of simulation in conjunction high-level verification languages (HVL) and test-bench automation (TBA) tools. In a constraints-based verification methodology, constraints are used to model the environmental restrictions of the Design Under Verification (DUV), and are specified using HVL constructs. The job of a constraints solve...
متن کاملTest Pattern Generation with Restrictors
This paper extends state-of-the-art ATPG systems by including constraints, called restrictors, on the allowable values of the bits of a test vector. Such restrictors often occur in ’realworld’ circuits where certain bit positions of a test vector have to take on a particular value (e.g. in case of a reset line) or are prohibited from taking on a particular value (e.g. in order to prevent an ill...
متن کاملTailoring ATPG for embedded testing
An automatic test pattern generation (ATPG) method is presented for a scan-based test architecture which minimizes ATE storage requirements and reduces the bandwidth between the automatic test equipment (ATE) and the chip under test. To generate tailored deterministic test patterns, a standard ATPG tool performing dynamic compaction and allowing constraints on circuit inputs is used. The combin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009